Introduction
Improvement in the performance of Si-CMOS by scaling is currently close to its physical limit. To surpass this physical limit, we have proposed a vertical InGaAs channel metal-insulator-semiconductor field-effect transistor (MISFET) with an InP/InGaAs heterostructure launcher and an undoped channel [1] [2] [3] [4] .
We had previously fabricated such a device and observed a 7 MA/cm 2 drain current density with a 15-nm-wide channel mesa [2] . However, the open circuit voltage gain (ratio of transconductance, g m, to output conductance, g o ) was only 0.3 because g o was large. In this work, we report a maximum g m /g o of 5.7 in a device with a heavily doped drain region and narrow channel mesa.
Large Output Conductance
We believe that the large g o observed in the former structure [2] was caused by the gap between the gate electrode and the drain electrode. According to the results of a Monte Carlo simulation using DAMOCLES [4] , the electric field originating from a propagating electron in a channel region is mainly terminated at a gate electrode in the region sandwiched by gate electrodes. In this case, the propagating electrons do not change potential in the vertical direction in the channel region. However, the former structure had a gap between the gate electrode and the drain electrode, and the channel in this region was not sandwiched by gate electrodes. The electric field in this region was mainly by the contribution from a propagating electron terminating at the drain electrode. When the drain current increased, the potential of the channel was raised due to the space charge of the propagated electrons. Moreover, the gate length of the former structure was not very long in comparison with the width of the mesa. Band bending around the heterointerface between the source and the channel was introduced due to the space charge. Thus, electrons accumulated near the heterointerface and degraded the propagation of ballistic transportation. However, because an increase in drain voltage decreases the band bending, resulting in the decrease of accumulated electrons, a large output conductance was observed.
These problems can be solved by sandwiching the whole undoped channel region between gate electrodes and introducing a heavily doped drain region between the drain electrode and the channel region.
In addition, channel width and length influence g o , because g o depends on the electric field between the source and drain. If a narrow channel mesa structure could be fabricated by a selective undercut etching process, reduction of g o is expected.
Structure with Heavily Doped Drain Region
To realize low g o , we fabricated a device with a heavily doped drain region, shown in Fig. 1 .
The epitaxial structure of the device consisted of an n-InP source layer with 5 × 10 18 cm -3 carrier concentration, a 60-nm-thick i-InGaAs channel layer, and a 40-nm-thick n-InGaAs drain layer with 1 × 10 19 cm -3 carrier concentration. t e n d e d A b s t r a c t s o f t h e 2 0 1 2 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 8 7 0 -8 7 1   F -3 -2 The fabrication process for the device was almost identical to that previously reported [4] . First, the Ti/W drain electrode was formed by electron beam lithography. CH 4 -H 2 ICP-RIE was used for forming a narrow and vertical semiconductor mesa. Then, selective undercut etching was used to shrink the width of the channel mesa. The plasma-damaged regions were removed simultaneously. A 7.5-nm-thick Al 2 O 3 layer was used as the gate dielectric, and the equivalent oxide thickness was approximately 4 nm. To fabricate the gate electrode, Ti/Au was deposited by angled evaporation in self-alignment mode. The fabricated mesa was covered by a BCB layer and the top of the drain electrode was exposed by an etch-back process. After formation of contact holes for the source electrodes and gate electrodes, contact pads and wiring were created.
The SEM cross-section image of the fabricated device is shown in Fig. 2 . The presence of an undoped channel region sandwiched by Ti/Au gate electrodes was confirmed. A device with a heavily doped drain region was fabricated previously [4] , but g m /g o was limited to 4.0 because of the relatively wide mesa (width: 45 nm). In this work, the fabricated vertical MISFET had a 23-nm-wide channel mesa as shown in Fig. 2 . Table 1 shows a comparison between the observed characteristics of the fabricated device with those of the reported device with J d = 7 MA/cm 2 [2] . In this work, g m /g o and the subthreshold slope (SS) were improved, although the values of J d and g m were reduced. As shown in Fig. 2 , the side facet of the InGaAs channel region was not vertical and the width of the mesa became larger at the bottom. This wide bottom may have degraded the J d and g m .
Conclusions
In our former study, the vertical MISFET with a 15-nm-wide channel mesa showed an open circuit voltage gain of only 0.3 because of the large output conductance. In this work, we fabricated a device with both a heavily doped drain region and a 23-nm-wide channel mesa. Reduction of the output conductance was observed, and the open circuit voltage gain increased to 5.7. 
